crash.software
Projects
Pull Requests
Issues
Builds
CatSniffer
Code
Files
Commits
Branches
Tags
Pull Requests
Code Comments
Code Compare
Issues
List
Boards
Milestones
Builds
Statistics
Contributions
Source Lines
Child Projects
Projects
STRLCPY
CatSniffer
Files
🤬
Sign In
4c3f3c3b
ROOT
/
firmware
/
TI_PACKET_SNIFFER
/
sniffer_fw
/
ide
/
cc1352p1lp
/
iar
/
ccfg.c
Search
History
534 lines
|
ISO-8859-1
|
29 KB
Blame
Outline
2
4
8
No wrap
Soft wrap
Outline
__CCFC_C__
CCFG_FORCE_VDDR_HH
SET_CCFG_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING
SET_CCFG_MODE_CONF_1_ALT_DCDC_VMIN
SET_CCFG_MODE_CONF_1_ALT_DCDC_VMIN
SET_CCFG_MODE_CONF_1_ALT_DCDC_DITHER_EN
SET_CCFG_MODE_CONF_1_ALT_DCDC_IPEAK
SET_CCFG_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR
SET_CCFG_MODE_CONF_1_DELTA_IBIAS_INIT
SET_CCFG_MODE_CONF_1_DELTA_IBIAS_OFFSET
SET_CCFG_MODE_CONF_1_XOSC_MAX_START
SET_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA
SET_CCFG_MODE_CONF_DCDC_RECHARGE
SET_CCFG_MODE_CONF_DCDC_ACTIVE
SET_CCFG_MODE_CONF_VDDS_BOD_LEVEL
SET_CCFG_MODE_CONF_VDDS_BOD_LEVEL
SET_CCFG_MODE_CONF_VDDR_CAP
SET_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_TC
SET_CCFG_MODE_CONF_SCLK_LF_OPTION
SET_CCFG_MODE_CONF_XOSC_CAP_MOD
SET_CCFG_MODE_CONF_XOSC_CAPARRAY_DELTA
SET_CCFG_EXT_LF_CLK_DIO
SET_CCFG_EXT_LF_CLK_RTC_INCREMENT
SET_CCFG_MODE_CONF_XOSC_FREQ
SET_CCFG_BL_CONFIG_BOOTLOADER_ENABLE
SET_CCFG_BL_CONFIG_BL_LEVEL
SET_CCFG_BL_CONFIG_BL_PIN_NUMBER
SET_CCFG_BL_CONFIG_BL_ENABLE
SET_CCFG_CCFG_TI_OPTIONS_TI_FA_ENABLE
SET_CCFG_CCFG_TAP_DAP_0_CPU_DAP_ENABLE
SET_CCFG_CCFG_TAP_DAP_0_PWRPROF_TAP_ENABLE
SET_CCFG_CCFG_TAP_DAP_0_TEST_TAP_ENABLE
SET_CCFG_CCFG_TAP_DAP_1_PBIST2_TAP_ENABLE
SET_CCFG_CCFG_TAP_DAP_1_PBIST1_TAP_ENABLE
SET_CCFG_CCFG_TAP_DAP_1_AON_TAP_ENABLE
SET_CCFG_IEEE_MAC_0
SET_CCFG_IEEE_MAC_1
SET_CCFG_IEEE_BLE_0
SET_CCFG_IEEE_BLE_1
SET_CCFG_ERASE_CONF_CHIP_ERASE_DIS_N
SET_CCFG_ERASE_CONF_BANK_ERASE_DIS_N
SET_CCFG_IMAGE_VALID_CONF_IMAGE_VALID
SET_CCFG_CCFG_PROT_31_0
SET_CCFG_CCFG_PROT_63_32
SET_CCFG_CCFG_PROT_95_64
SET_CCFG_CCFG_PROT_127_96
SET_CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM
SET_CCFG_SIZE_AND_DIS_FLAGS_DIS_TCXO
SET_CCFG_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG
SET_CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS
SET_CCFG_MODE_CONF_VDDR_EXT_LOAD
SET_CCFG_MODE_CONF_VDDR_EXT_LOAD
SET_CCFG_MODE_CONF_RTC_COMP
SET_CCFG_MODE_CONF_HF_COMP
SET_CCFG_VOLT_LOAD_0_VDDR_EXT_TP45
SET_CCFG_VOLT_LOAD_0_VDDR_EXT_TP25
SET_CCFG_VOLT_LOAD_0_VDDR_EXT_TP5
SET_CCFG_VOLT_LOAD_0_VDDR_EXT_TM15
SET_CCFG_VOLT_LOAD_1_VDDR_EXT_TP125
SET_CCFG_VOLT_LOAD_1_VDDR_EXT_TP105
SET_CCFG_VOLT_LOAD_1_VDDR_EXT_TP85
SET_CCFG_VOLT_LOAD_1_VDDR_EXT_TP65
SET_CCFG_RTC_OFFSET_RTC_COMP_P0
SET_CCFG_RTC_OFFSET_RTC_COMP_P1
SET_CCFG_RTC_OFFSET_RTC_COMP_P2
SET_CCFG_FREQ_OFFSET_HF_COMP_P0
SET_CCFG_FREQ_OFFSET_HF_COMP_P1
SET_CCFG_FREQ_OFFSET_HF_COMP_P2
DEFAULT_CCFG_EXT_LF_CLK
DEFAULT_CCFG_MODE_CONF_1
DEFAULT_CCFG_SIZE_AND_DIS_FLAGS
DEFAULT_CCFG_MODE_CONF
DEFAULT_CCFG_VOLT_LOAD_0
DEFAULT_CCFG_VOLT_LOAD_1
DEFAULT_CCFG_RTC_OFFSET
DEFAULT_CCFG_FREQ_OFFSET
DEFAULT_CCFG_IEEE_MAC_0
DEFAULT_CCFG_IEEE_MAC_1
DEFAULT_CCFG_IEEE_BLE_0
DEFAULT_CCFG_IEEE_BLE_1
DEFAULT_CCFG_BL_CONFIG
DEFAULT_CCFG_ERASE_CONF
DEFAULT_CCFG_CCFG_TI_OPTIONS
DEFAULT_CCFG_CCFG_TAP_DAP_0
DEFAULT_CCFG_CCFG_TAP_DAP_1
DEFAULT_CCFG_IMAGE_VALID_CONF
DEFAULT_CCFG_CCFG_PROT_31_0
DEFAULT_CCFG_CCFG_PROT_63_32
DEFAULT_CCFG_CCFG_PROT_95_64
DEFAULT_CCFG_CCFG_PROT_127_96
All occurrences
Please wait...
Page is in error, reload to recover